

Final Product Change Notification

202310005F01: S12ZVM(L)31/32/16 FAB SITE EXPANSION (NXP-ATMC to TSMC10)

Note: This notice is NXP Company Proprietary.

Issue Date: Nov 30, 2023 Effective Date: Feb 28, 2024

	Wafer Fab Process		Assembly Process	Product Marking		Test Process		Design
	Wafer Fab Materials		Assembly Materials	Mechanical Specification		Test Equipment	~	Errata
~	Wafer Fab Location		Assembly Location	Packing/Shipping/Labeling		Test Location		Electrical spec./Test coverage
	Firmware	infor	Other: Reference Manual	and Datasheet update to include	de TSI	MC10 mask set		

PCN Overview

Description

NXP Semiconductors is announcing the introduction of Taiwan Semiconductor Manufacturing Company Fab 10 (TSMC10), Shanghai, China as a dual source wafer manufacturing location for the S12ZVM(L)31/32/16.

NXP Semiconductors requires the use of flex part numbers to maximize supply continuity. Without the use of flex part numbers, backlog will have to be converted from one fab sourced device to another fab sourced device as capacity dictates.

The Reference Manual and Datasheet for S12ZVM(L)31/32/16 has been updated to add the TSMC10 mask set (0P33K) in section 1.6.2, Part ID Assignments, and the Part Ordering Information's mask set identifier suffix.

The Errata document has also been updated to include TSMC mask set (0P33K).

The S12ZVM(L)31/32/16 Reference Manual and Datasheet and Errata are attached with this notification or can be found at https://www.nxp.com/products/processors-and-microcontrollers/additional-mpu-mcus-architectures/s12-magniv-mixed-signal-mcus/s12zvm-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-signal-mcus/s12zvm-mixed-sig

Corresponding ZVEI Delta Qualification Matrix ID: SEM-DS-02, SEM-PW-08, SEM-PW-13

Reason

The fab manufacturing site capacity expansion to TSMC10 will improve NXP's ability to meet increasing customer demand and still maintain supply from the original fab (NXP-ATMC).

Identification of Affected Products

Top Side Marking

The mask marking for TSMC10 will reflect P33K, while the mask marking for ATMC will remain N14N.

Product Availability

Sample Information

Samples are available from Dec 01, 2023

Please see the attachment "S12ZVM(L)31/32/16_ATMC to TSMC10 Fab Expansion_FPCN_Supplement" file for sample part numbers available for ordering.

Production

Planned first shipment Mar 01, 2024

Anticipated Impact on Form, Fit, Function, Reliability or Quality

No Impact on form, fit, function, reliability or quality

Data Sheet Revision

A new datasheet will be issued

Disposition of Old Products

Fab Expansion. No depletion of inventory required.

Timing and Logistics

In compliance with JEDEC J-STD-046, your acknowledgement of this change is expected by Dec 30, 2023.

Contact and Support

For all Quality Notification content inquiries, please contact your local NXP Sales Support team. At NXP Semiconductors we are constantly striving to improve our product and processes to ensure they reach the highest possible Quality Standards. Customer Focus, Passion to Win.

NXP Quality Management Team.

About NXP Semiconductors

NXP Semiconductors N.V. (NASDAQ: NXPI) provides High Performance Mixed Signal and Standard Product solutions that leverage its leading RF, Analog, Power Management, Interface, Security and Digital Processing expertise. These innovations are used in a wide range of automotive, identification, wireless infrastructure, lighting, industrial, mobile, consumer and computing applications.

NXP Semiconductors High Tech Campus, 5656 AG Eindhoven, The Netherlands

© 2006-2023 NXP Semiconductors. All rights reserved.

S12ZVM(L)31/32/16
(OBIDOS)
ATMC VS TSMC10 CAPACITY
EXPANSION
PCN 202310005F01


Shan Li
NOVEMBER 2023



SECURE CONNECTIONS FOR A SMARTER WORLD

EXTERNAL

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V. ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP R V



180NM UHV WAFER CAPACITY EXPANSION

- Consistent with NXP's previous communications and in alignment with our policy
 of providing flexible sourcing and supply assurance, NXP qualified OBIDOS
 (180nm UHV wafer technology) at Taiwan Semiconductor Manufacturing
 Company Fab 10 (TSMC10), Shanghai, China in Q4 2023.
- NXP <u>requires</u> the use of Flex part numbers to maximize supply continuity and provide best possible lead time.
- Without the use of Flex part numbers, backlog will have to be converted from one fab sourced device to another fab sourced device as capacity dictates.
 - Carcassonne was the first MagniV product to be dual qualified, ATMC / TSMC10 in Q3 2020
 - Knox128 and Tomar3 completed dual qualification, ATMC / TSMC10 in Q1 2021.
 - Knox32 and Hearst completed dual qualification, ATMC / TSMC10 in Q2 2021.

TSMC10 OVERVIEW

- High volume, 200mm fab F10-TSMC located in Shanghai, China
 - Fab Area: 24,000m
 - Low defectivity, high volume Accumulative 10M Wafer Out
 - Monthly capacity 130K wfr/month
 - follows the same quality system as tsmc cooperate HQ
- Production Status
 - >50 customers, >250 products, >1 million accumulated wafers
- Comprehensive Solution 0.5um~0.11um technology
 - 3.3V or 5V I/O
 - High endurance or low leakage devices
- Automotive grade certified
 - Grade1 18HDR since 2014
 - ISO/IATF16949 since 2017
 - 13 technology. Qualified on Grade 1; 23 products from 7 customers
- NXP-Fab10 business engagement





- Auto: >20K
- Micro MCU: >85K
- Smart Card MCU: >180K
- NFC + USB Interface: >250K
- PMIC(Booster): >350K

- C014PT passed R gate
- C018UHV APF
- · C018MS GPIIA NTO by May



SUMMARY OF CHANGES

Process Step	Changes	Details
Wafer Fab	TSMC10 becomes a dual wafer source	Process electrical characteristics matchedNo Data Sheet specification changes
Design	No Design changes	No Design changes
Packaging	Packages qualified with same Build of Material	No difference in product performance
Marking	 Mask # is marked on product so that customers can visually distinguish ATMC or TSMC10. 	Slide #5 provides marking details
Test	No Change to Test Flow, Specification or Quality	 No difference in product performance Electrical Distributions (ED) comparison, ATMC vs TSMC, included in PCN
Reliability	Passed AECQ100 qualification	Qualification Report available within PCN
Orderable Part Numbers	 Required conversion to "Flex" part number for supply assurance 	Slide #5 provides part number details

CHANGES WITHIN THE AEC Q100 CERTIFICATION OF DESIGN, CONSTRUCTION AND QUALIFICATION (COFDC)

	AEC Q100 Certification of Design, Construction and Qualification AEC Q100 -RevH	
	Date: 26-Apr-17/ 23 June 2021	Date: 24-Oct-2023
Item Name	NXP Response	NXP Response
Customer Part Number:	Not Applicable	Not Applicable
	Grade 0:	Grade 0:
	S912ZVM32 F1 WKH	S912ZVM32 L0 WKH
	S912ZVML31F1WKH	S912ZVML31 L0 WKH
	S912ZVM16 F1 WKH	S912ZVM16 L0 WKH
	Grade 1/ Grade 2:	Grade1/ Grade2:
NXP Part Number/Data Sheet:	S912ZVM32F1MKH/S912ZVM32F1VKH	S912ZVM32L0MKH/S912ZVM32L0VKH
	S912ZVM16F1MKH/S912ZVM16F1VKH	S912ZVM16 L0 MKH / S912ZVM16 L0 VKH
	S912ZVML31F1MKH / S912ZVML31F1VKH	S912ZVML31L0MKH/S912ZVML31L0VKH
	S912ZVML31F1MKH	S912ZVML31 L0 MKH
	*Flex part numbers will have fab site nomenclature in	*Flex part numbers will have fab site nomenclature in bold
	bold replaced with the letter "A".	replaced with the letter "A".
Device Description:	Automotive 16-bit S12Z core. Using LL18UHV process	
Wafer/Die Fab Facility & Process ID:	Timomoure to everine company and the process	The state of the s
a. Facility name/plant #:	NXP-ATMC	TSMC10
an I womey mamor prame me		4000, Wen Xiang Road, Songjiang,
b. Street address:	3501 Ed Bluestein Boulevard; Austin, TX 78721	Shanghai,
o. Street address.	5501 Ed Blackelli Bodie vara, 11dstilli, 111 70721	Postcode: 201616
c. Country:	USA	China
Wafer/Die:		
a. Wafer Size:	200mm	200mm
b. Die family:	S12Z	S12Z
c. Die mask set revision & name:	1N14N	0P33K
d. Die photo:	Confidential & Proprietary	Confidential & Proprietary
Die Technology Description:		
a. Wafer/Die process technology:	E018	E018
b. Die channel length (μM):	0.18um	0.18um
c. Die gate length (μM):	0.18um	0.18um
d. Die supplier process ID (mask #):	N14N	P33K
e. Number of transistors or gates:	137746	137746
f. Number of mask steps:	37	37
Die Metallization:		
a. Die metallization materials:	Al (0.5 wt%Cu)	Al(0.5 wt%Cu)
b. Number of layers:	5	5
c. Thickness (per layer):	M1~4: 4 kA, M5: 8kA	M1~4: 4 kA, M5: 8kA
 d. % of alloys (if present):	99.5% Al/0.5% Cu	99.5% Al/0.5% Cu
Die Passivation:		
a. Number of passivation layers:	β	β
b. Die passivation material(s):	10K HDP / 1.5K SION + 6K PEN	10K HDP / 1.5K SION + 6K PEN
	P1. 10KA +/- 10%	P1. 10KA +/- 10%
c. Thickness (es) & tolerances:	P2. 1.5KA +/- 10%	P2. 1.5KA +/- 10%
1	P3. 6KA +/- 10%	P3. 6KA +/- 10%

S12ZVM(L)31/32/16 (OBIDOS) ORDERABLE PART NUMBER AND MARKING

Required

ATMC PNs	TSMC10 PNs	Flex PNs	
S912ZVM <u>d ff</u> F1 <u>t pp</u> / R	S912ZVM <u>d</u> <u>ff</u> L0 <u>t</u> <u>pp</u> / R	S912ZVM <u>d ff</u> A <u>t</u> <u>pp</u> / R	<u>d</u> = L for LINPHY <u>ff</u> = Flash memory size 32 = 32Kb, 31 = 32Kb, 16 = 16Kb <u>t</u> = Temp range (W, M, V, C): min -40C to W = 150C, M = 125C, V = 105C, C = 85C <u>pp</u> = package; KH = 64LQFP-EP KF = 48LQFP-EP
F = ATMC	L = TSMC10	(No wafer fab designator)	
1 = Rev 1	0 = Rev 0	A = ATMC Rev 1 /TSMC10 Rev0	

S12ZVM(L)31/16 (OBIDOS) ORDER PART NUMBERS AND MARKING

Marking	(64LQFP)	ATMC	TSMC10	
Line 1	Logo			
Line 2	Base Part No.	S912ZVM <u>d</u> <u>ff</u>		
Line 3	Mask#	<u>t pp</u> 1N14N	<u>t pp</u> 0P33K	
Line 4	Trace code	AWLYYWWZ		A =Assembly site WL =Lot ID YY =Year; WW=week Z =Sub lot

Marking	(48LQFP)	ATMC	TSMC10	
Line 1	Logo	S		
Line 2	Base Part No.	ZVM <u>d</u> <u>ff</u> <u>t</u>		
Line 3	Mask#	1N14N	0P33K	
Line 4	Trace code	AWLYYWWZ		A =Assembly site WL =Lot ID YY =Year; WW=week Z =Sub lot

S12ZVM(L)31/16 (OBIDOS) ORDER PART NUMBERS AND MARKING

How to distinguish between the ATMC / TSMC10 / Flex marking?

ATMC:	Flex (ATMC or TSMC10):	TSMC10:
! ! !!! !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!	! ! ! (Logo) ! !S912ZVML31 ! !WKH 1N14N or 0P33K ! AWLYYWWZ ! ! !	! (Logo) ! !S912ZVML31 ! !WKH OP33K! ! AWLYYWWZ ! ! !
! *!	! *!	! *!
· ! !	·	! ! !
! ! (Logo) S 9 1 2 !		! ! ! ! (Logo) \$912 !
! ! ! ! ! ! ! ! ! ! ! ZVML31M !		! ! ! ! (Logo) S912 ! ! ZVML31M !
! ! ! ! ! ! ! ! ! ! ZVML31M ! ! ! 1N14N !		
! ! ! ! ! ! ! ! ! ! ! ZVML31M !		! ! ! ! (Logo) S912 ! ! ZVML31M !
! ! ! ! ! ! ! ! ! ! ZVML31M ! ! ! 1N14N !		
! ! ! ! ! ! ! ! ! ! ZVML31M ! ! ! 1N14N !		

TSMC10 PART ID

1.6.2 Part ID Assignments

The part ID is located in four 8-bit registers at addresses 0x0000-0x0003. The read-only value is a unique part ID for each revision of the chip. Table 1-6 shows the assigned part ID number and mask set number. The shaded part ID numbers are not production mask sets.

Table 1-6. Assigned Part ID Numbers

Device	Mask Set Number	Part ID	Option
MC9S12ZVMC256	0N00R	0x00180000	CAN
MC9S12ZVMC256	1N00R	0x00180100	CAN
MC9S12ZVML12	N06E	0x00170000	LIN
MC9S12ZVMC12	N06E	0x00170001	CAN-VREG
MC9S12ZVML12	0N95G	0x00172000	LIN
MC9S12ZVMC12	0N95G	0x00172001	CAN-VREG
MC9S12ZVML12	1N95G	0x00172100	LIN
MC9S12ZVML64	1N95G	0x00172100	LIN
MC9S12ZVML32	1N95G	0x00172100	LIN
MC9S12ZVMC12	1N95G	0x00172101	CAN-VREG
MC9S12ZVMC64	1N95G	0x00172101	CAN-VREG
MC9S12ZVML12	2N95G	0x00172200	LIN
MC9S12ZVML64	2N95G	0x00172200	LIN
MC9S12ZVML32	2N95G	0x00172200	LIN
MC9S12ZVMC12	2N95G	0x00172201	CAN-VREG
MC9S12ZVMC64	2N95G	0x00172201	CAN-VREG
MC9S12ZVML12	3N95G	0x00172300	LIN
MC9312ZVML12	0P58A	0x00172300	LIN
MC9S12ZVML64	3N95G	0x00172300	LIN
WIC93122VML04	0P58A	0.00172300	LIIV
MC9S12ZVML32	3N95G	0x00172300	LIN
MC9312ZVML3Z	0P58A		LIN
MC9S12ZVMC12	3N95G	0.00470004	CAN-VREG
MC9312ZVMC12	0P58A	0x00172301	CAN-VREG
MC9S12ZVMC64	3N95G	0x00172301	CAN-VREG
MC93122VMC04	0P58A	0.00172301	CAN-VREG
MC9S12ZVML31	0N14N	0x00150000	LIN
MC9S12ZVM32	0N14N	0x00150000	HV Physical Interface
MC9S12ZVM16	0N14N	0x00150000	HV Physical Interface
	1N14N	0.00450400	****
MC9S12ZVML31	0P33K	0x00150100	LIN
	1N14N		
MC9S12ZVM32	0P33K	0x00150100	HV Physical Interface
MC0C427VA44C	1N14N	0.00450400	U)/ Dhysical Interfers
MC9S12ZVM16	0P33K	0x00150100	HV Physical Interface

- TSMC10 mask set 0P33K and ATMC mask set 1N14N use the same Part ID.
- No other register difference between the two Fabs.
- TSMC10 mask set 0P33K is included in the updated Reference Manual and Datasheet.

S12ZVM(L)31/16 TSMC10 EXPANSION - SAMPLE PART NUMBER/ORDERABLE FLEX PART NUMBER

Table below provides TSMC10 sample part numbers and equivalent flex orderable part numbers:

Current ATMC Qualified Orderable Part Number	Equivalent TSMC10 Qualified Sample Part Number	Equivalent Flex Qualified Orderable Part Number	Package
S912ZVML31F1MKF	K912ZVML31L0MKF	S912ZVML31AMKF	48LQFP-EP 7*7
S912ZVML31F1MKFR	K912ZVML31L0MKFR	S912ZVML31AMKFR	48LQFP-EP 7*7
S912ZVML31F1WKF	K912ZVML31L0WKF	S912ZVML31AWKF	48LQFP-EP 7*7
S912ZVML31F1WKFR	K912ZVML31L0WKFR	S912ZVML31AWKFR	48LQFP-EP 7*7
S912ZVM16F1MKH	K912ZVM16L0MKH	S912ZVM16AMKH	64LQFP-EP 10*10
S912ZVML31F1MKHR	K912ZVML31L0MKHR	S912ZVML31AMKHR	64LQFP-EP 10*10
S912ZVML31F1WKH	K912ZVML31L0WKH	S912ZVML31AWKH	64LQFP-EP 10*10
S912ZVML31F1WKHR	K912ZVML31L0WKHR	S912ZVML31AWKHR	64LQFP-EP 10*10



SECURE CONNECTIONS FOR A SMARTER WORLD

Legal Disclosure:

The dates provided herein are non-binding and preliminary and provided without legal commitment whatsoever. The timeline, and the assumptions underlying that timeline, are subject to change at any time. NXP does not accept any liability with regard to the dates provided. Any dates or other information provided by NXP are binding only upon conclusion of a written contract signed by customer and NXP.

All information hereunder is per NXP's best knowledge. This document does not provide for any representation or warranty express or implied by NXP. NXP makes no representation or warranty that customer's applications or design will be suitable for customers' specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP products, and NXP accepts no liability for any assistance with applications or customer product design. Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

For reliable information on the NXP product please consult the respective NXP data sheet. Unless otherwise recorded in a written agreement, all sales transactions by NXP are subject to our general terms and conditions of commercial sale. These are published at http://www.nxp.com/about/about-nxp/our-terms-and-conditions-of-commercial-sale:TERMSCONDITIONSSALE

This report reflects the outcome of the technical analysis of the returned parts as defined herein only. This document does not allow any conclusion concerning parts not tested herein, nor does it provide for any acceptance of liability, express or implied, by NXP. Any claims related to the root cause analysis described herein will be analysed case by NXP and are subject to the legal requirements set by law and the terms and conditions agreed between NXP and the Customer.

This document includes confidential and proprietary information and may include trade secrets. Accordingly, Customer is required to hold the content of this document and all information and data relating thereto (collectively, the "Confidential Information") in confidence. Customer may (i) use the Confidential Information only to its employees who have a strict need to know and who have been advised of and are bound by confidentiality obligations no less protective then this provision. Customer shall not share the Confidential Information with any third party without NXP's prior written appropriation or misuse. Customer shall notify NXP immediately if Customer learns of any misappropriation, or unauthorized use or disclosure of the Confidential Information.